



# JZ4750 核心板说明

## 总述:


JZ4750 核心板上包括 4 片 SDRAM，一片 NAND FLASH，一颗 JZ4750 芯片，还有周边配套的电阻电容元件，以及晶振电路。它引出的接口大致如下：



它总共有 202 个 PIN，最大外形尺寸为 50\*40mm，PCB 板厚度 1.00mm(样板为 1.2mm)，加上各元件的总厚度如下图所示：




本核心板是四层玻纤板(FR-4)，默认配置是 64M SDRAM，1G NAND(型号是 K9G8G08U0A)，核心板支持 128M SDRAM，背面还可以焊上两片 32M 的 SDRAM，如下图：



这里背面的 0603 元件均为 0.1uF 电容。如果你焊上了背面 SDRAM，底板的设计上应该在相应的位置上挖出孔来，这个孔的位置我有做在“JZ4750-CORE 应用”中的 PCB 封装中，可以参考使用。

## 引脚说明：

JZ4750 核心板共 202 个引脚，位于左上角(四方形晶振处)有一个小小的三角形标识，它指向核心板的第一脚，其它引脚数以逆时针累加。



上图中的 A 区及 C 区为 48 个 PIN，其引脚间距为 0.8MM；B 区与 D 区为 53 个 PIN，其引脚间距为 0.9MM。这个核心板应用的 SCH 及 PCB 封装我也都做好了，目前是 Protel 99se 格式的封装。

## JZ4750 核心板引脚排列表:

Num	Pin	IO	IO Cell	PinDescription	Power
1	UART1_RTS_	O	2mA,	UART1_RTS_: UART 1 RTS_ output	VDDIO
	PCM_DOUT	O	Pullup-pe	PCM_DOUT: PCM data output	
	PE19	IO		PE19: GPIO group E bit 19	
2	UART1_CTS_	I	2mA,	UART1_CTS_: UART 1 CTS_ input	VDDIO
	PCM_DIN	I	Pullup-pe	PCM_DIN: PCM data input	
	PE18	IO		PE18: GPIO group E bit 18	
3	PWM0	O	2mA,	PWM0: PWM 0 output	VDDIO
	PCM_CLK	IO	Pullup-pe	PCM_CLK: PCM clock	
	PE20	IO		PE20: GPIO group E bit 20	
4	PWM1	O	2mA,	PWM1: PWM 1 output. This PWM can run in sleep mode in RTCLK clock	VDDIOL
	PCM_SYN	IO	Pullup-pe	PCM_SYN: PCM sync	
	PE21	IO		PE21: GPIO group E bit 21	
5	VDDPLL	P		VDDPLL: PLL analog power, 1.8V	-
6	GND	P		VSSPLL: PLL analog ground	-
7	VDDADC	P		AVDAD: ADC analog power, 3.3 V	-
8	GND	P		AVDAD: ADC analog ground	-
9	XN	AI		XN: Touch screen X- input	AVDAD
10	XP	AI		XP: Touch screen X+ input	AVDAD
11	YP	AI		YP: Touch screen Y+ input	AVDAD
12	YN	AI		YN: Touch screen Y- input	AVDAD
13	ADIN1	AI		ADIN1: ADC general purpose input 1	AVDAD
14	PBAT/ADIN0	AI		ADIN0: Battery voltage input or ADC general purpose input 0	AVDAD
15	DM0	AIO		DM0: USB 2.0 device data minus	AVDUSB
16	DP0	AIO		DP0: USB 2.0 device data plus	AVDUSB
17	DM1	AIO		DM1: USB 1.1 host data minus	AVDUSB
18	DP1	AIO		DP1: USB 1.1 host data plus	AVDUSB
19	VDD_USB	P		AVDUSB: USB analog power, 3.3V	-
20	GND	P		AVSUSB: USB analog ground	-
21	GND	P		Power, ground	-
22	VRTC	P		VDDRTC: 3.3V power for RTC and hibernating mode controlling that never power down	-
23	PWRON	AO	~2mA, open-drain	PWRON_: Power on/off control of main power	VDDRTC
24	PPRST	AI	Schmitt	PPRST_: RTC power on reset and RESET-KEY reset input	VDDRTC
25	WKUP_	AI		WKUP_: Wake signal after main power down	VDDRTC
	PE30	AI	Schmitt	PE30: GPIO group E bit 30, input/interrupt only	
26	TDI	I	Schmitt,	TDI: JTAG serial data input	VDDIO
	UART2_RxD	I	pullup-pe	UART2_RxD: UART 2 Receiving data, PE31 is used to select between JTAG and UART, reset to JTAG	
27	TDO	O	4mA	TDO: JTAG serial data output	VDDIO

	UART2_TxD	O		UART2_TxD: UART 2 transmitting data, PE31 is used to select between JTAG and UART, reset to JTAG	
28	TRST_	I	Schmitt, pull-down	TRST_: JTAG reset	VDDIO
29	TMS UART2_CTS	I I	Schmitt, pullup-pe	TMS: JTAG mode select UART2_CTS_: UART 2 CTS_ input, PE31 is used to select between JTAG and UART, reset to JTAG	VDDIO
30	TCK UART2_RTS	I O	2mA, Schmitt, pulldown-pe	TCK: JTAG clock UART2_RTS_: UART 2 RTS_ output, PE31 is used to select between JTAG and UART, reset to JTAG	VDDIO
31	VDD	P		power, 3.3V	-
32	VDD	P		power, 3.3V	-
33	GND	P		power, ground	-
34	GND	P		power, ground	-
35	VDD_CORE	P		VDDCORE: CORE digital power, 1.8V	-
36	VDD_CORE	P		VDDCORE: CORE digital power, 1.8V	-
37	GND	P		VSSCORE: CORE digital ground	-
38	GND	P		VSSCORE: CORE digital ground	-
39	MICP	AI		MICP: Microphone input	AVDHP
40	MICBIAS	AO		MICBIAS: Microphone bias	AVDHP
41	AIR	AI		AIR: Right line input	AVDHP
42	AOHPMS	AI		HPCMSI: Headphone common mode sense input	AVDHP
43	AIL	AI		AIL: Left line input	AVDHP
44	AOHPR	AO		AOHPR: Right headphone out	AVDHP
45	AOHPM	AO		HPCMO: Headphone common mode output	AVDHP
46	AOHPL	AO		AOHPL: Left headphone out	AVDHP
47	SSI0_CLK PB26	O IO	4mA, pullup-pe	SSI0_CLK: SSI 0 clock output PB26: GPIO group B bit 26	VDDIO
48	SSI0_DR PB28	I IO	4mA, pullup-pe	SSI0_DR: SSI 0 data input PB28: GPIO group B bit 28	VDDIO
49	SSI0_DT PB27	O IO	4mA, pullup-pe	SSI0_DT: SSI 0 data output PB27: GPIO group B bit 27	VDDIO
50	SSI0_CE0_ PB29	O IO	4mA, pullup-pe	SSI0_CE0_: SSI 0 chip enable 0 PB29:GPIO group B bit 29	VDDIO
51	SSI0_CE1_ PB31	O IO	4mA, pullup-pe	SSI0_CE1_: SSI 0 chip enable 1 PB31: GPIO group B bit 31	VDDIO
52	SSI0_GPC PB30	O IO	4mA, pullup-pe	SSI0_GPC: SSI 0 general-purpose control signal PB30: GPIO group B bit 30	VDDIO
53	SDATI UART2_RxD PE27	I I IO	 2mA, pullup-pe	SDATI: AC97/I2S serial data input UART2_RxD: UART 2 Receiving data PE27: GPIO group E bit 27	VDDIO
54	SDATO UART2_TxD PE26	O O IO	 2mA, pullup-pe	SDATO: AC97/I2S serial data output UART2_TxD: UART 2 transmitting data PE26: GPIO group E bit 26	VDDIO

55	WAIT_ PC20	I IO	2mA, pullup-pe	WAIT_: Slow static memory/device wait signal PC20: GPIO group C bit 20	VDDIO
56	CIM_VSYN PE10	I IO	2mA, pullup-pe	CIM_VSYN: CIM VSYNC input PE10: GPIO group E bit 10	VDDIO
57	CIM_HSYN PE11	I IO	2mA, pullup-pe	CIM_HSYN: CIM HSYNC input PE11: GPIO group E bit 11	VDDIO
58	CIM_D0 PE0	I IO	2mA, pullup-pe	CIM_D0: CIM data input bit 0 PE0: GPIO group E bit 0	VDDIO
59	CIM_D1 PE1	I IO	2mA, pullup-pe	CIM_D1: CIM data input bit 1 PE1: GPIO group E bit 1	VDDIO
60	CIM_D2 PE2	I IO	2mA, pullup-pe	CIM_D2: CIM data input bit 2 PE2: GPIO group E bit 2	VDDIO
61	CIM_D3 PE3	I IO	2mA, pullup-pe	CIM_D3: CIM data input bit 3 PE3: GPIO group E bit 3	VDDIO
62	CIM_D4 PE4	I IO	2mA, pullup-pe	CIM_D4: CIM data input bit 4 PE4: GPIO group E bit 4	VDDIO
63	CIM_D5 PE5	I IO	2mA, pullup-pe	CIM_D5: CIM data input bit 5 PE5: GPIO group E bit 5	VDDIO
64	CIM_D6 PE6	I IO	2mA, pullup-pe	CIM_D6: CIM data input bit 6 PE6: GPIO group E bit 6	VDDIO
65	CIM_D7 PE7	I IO	2mA, pullup-pe	CIM_D7: CIM data input bit 7 PE7: GPIO group E bit 7	VDDIO
66	CIM_PCLK PE9	I IO	2mA, pullup-pe	CIM_PCLK: CIM pixel clock input PE9: GPIO group E bit 9	VDDIO
67	CIM_MCLK PE8	I IO	4mA, pullup-pe	CIM_MCLK: CIM master clock output PE8: GPIO group E bit 8	VDDIO
68	PWM2	O		PWM2: PWM 2 output. This PWM can run in sleep mode in RTCLK clock	VDDIO
	SCLK_RSTN PE22	O IO	2mA, pullup-pe	SCLK_RSTN: I2S system clock output or AC97 reset output PE22: GPIO group E bit 22	
69	PWM3BCLK	O IO	2mA, pullup-pe	PWM3: PWM 3 output BCLK: AC97/I2S bit clock	VDDIO
	PE23	IO		PE23: GPIO group E bit 23	
70	PWM4	O		PWM4: PWM 6 output	VDDIO
	SYNC PE24	IO IO	2mA, pullup-pe	SYNC: AC97 frame SYNC or I2S Left/Right PE24: GPIO group E bit 24	
71	PWM5	O		PWM5: PWM 7 output	VDDIO
	OWI PE25	IO IO	2mA, pullup-pe	OWI: One wire interface PE25: GPIO group E bit 25	
72	MSC0_D0	IO	4mA, pullup-pe	MSC0_D0: MSC (MMC/SD) 0 data bit 0	VDDIO
	PF0	IO		PF0: GPIO group F bit 0	
73	MSC0_D1	IO	4mA, pullup-pe	MSC0_D1: MSC (MMC/SD) 0 data bit 1	VDDIO
	PF1	IO		PF1: GPIO group F bit 1	
74	MSC0_D2 DREQ	IO I	4mA, pullup-pe	MSC0_D2: MSC (MMC/SD) 0 data bit 2 DREQ: External DMA request input	VDDIO

	PF2	IO		PF2: GPIO group F bit 2	
75	MSC0_D3	IO		MSC0_D3: MSC (MMC/SD) 0 data bit 3	VDDIO
	DACK	O	4mA,	DACK: External DMA acknowledge output	
	PF3	IO	pullup-pe	PF3: GPIO group F bit 3	
76	MSC0_D4	IO		MSC0_D4: MSC (MMC/SD) 0 data bit 4	VDDIO
	UART0_RxD	I	4mA,	UART0_RxD: UART 0 Receiving data	
	PF4	IO	pullup-pe	PF4: GPIO group F bit 4	
77	MSC0_D5	IO		MSC0_D5: MSC (MMC/SD) 0 data bit 5	VDDIO
	UART0_TxD	O	4mA,	UART0_TxD: UART 0 transmitting data	
	PF5	IO	pullup-pe	PF5: GPIO group F bit 5	
78	MSC0_D6	IO		MSC0_D6: MSC (MMC/SD) 0 data bit 6	VDDIO
	UART0_CTS_	I	4mA,	UART0_CTS_: UART 0 CTS_ input	
	PF6	IO	pullup-pe	PF6: GPIO group F bit 6	
79	MSC0_D7	IO		MSC0_D7: MSC (MMC/SD) 0 data bit 7	VDDIO
	UART0_RTS_	O	4mA,	UART0_RTS_: UART 0 RTS_ output	
	PF7	IO	pullup-pe	PF7: GPIO group F bit 7	
80	MSC0_CMD	IO	4mA,	MSC0_CMD: MSC (MMC/SD) 0 command	VDDIO
	PF9	IO	pullup-pe	PF9: GPIO group F bit 9	
81	MSC0_CLK	O	4mA,	MSC0_CLK: MSC (MMC/SD) 0 clock output	VDDIO
	PF8	IO	pullup-pe	PF8: GPIO group F bit 8	
82	TSCLK	I	2mA,	TSCLK: TS interface clock input	VDDIO
	PF20	IO	pullup-pe	PF20: GPIO group F bit 20	
83	TSFAIL	I	2mA,	TSFAIL: TS interface error package indicator input	VDDIO
	PF23	IO	pullup-pe	PF23: GPIO group F bit 23	
84	TSFRM	I	2mA,	TSFRM: TS interface frame valid input	VDDIO
	PF22	IO	pullup-pe	PF22: GPIO group F bit 22	
85	TSSTR	I	2mA,	TSSTR: TS interface frame start input	VDDIO
	PF21	IO	pullup-pe	PF21: GPIO group F bit 21	
86	SD8	IO		SD8: Static memory data bus bit 8	VDDIO
	TSDI0	I	2mA,	TSDI0: TS interface input data bus bit 0	
	PC8	IO	pullup-pe	PC8: GPIO group C bit 8	
87		IO		SD9: Static memory data bus bit 9	VDDIO
	TSDI1	I	2mA,	TSDI1: TS interface input data bus bit 1	
	PC9	IO	pullup-pe	PC9: GPIO group C bit 9	
88	SD10	IO		SD10: Static memory data bus bit 10	VDDIO
	TSDI2	I	2mA,	TSDI2: TS interface input data bus bit 2	
	PC10	IO	pullup-pe	PC10: GPIO group C bit 10	
89	SD11	IO		SD11: Static memory data bus bit 11	VDDIO
	TSDI3	I	2mA,	TSDI3: TS interface input data bus bit 3	
	PC11	IO	pullup-pe	PC11: GPIO group C bit 11	
90	SD12	IO		SD12: Static memory data bus bit 12	VDDIO
	TSDI4	I	2mA,	TSDI4: TS interface input data bus bit 4	
	PC12	IO	pullup-pe	PC12: GPIO group C bit 12	

91	SD13	IO		SD13: Static memory data bus bit 13	VDDIO
	TSDI5	I	2mA,	TSDI5: TS interface input data bus bit 5	
	PC13	IO	pullup-pe	PC13: GPIO group C bit 13	
92	SD14	IO		SD14: Static memory data bus bit 14	VDDIO
	TSDI6	I	2mA,	TSDI6: TS interface input data bus bit 6	
	PC14	IO	pullup-pe	PC14: GPIO group C bit 14	
93	SD15	IO		SD15: Static memory data bus bit 15	VDDIO
	TSDI7	I	2mA,	TSDI7: TS interface input data bus bit 7	
	PC15	IO	pullup-pe	PC15: GPIO group C bit 15	
94	CS1_	O	2mA,	CS1_: Static memory chip select 1	VDDIO
	PC21	IO	pullup-pe	PC21: GPIO group C bit 21	
95	CS2_	O	2mA,	CS2_: Static memory chip select 2	VDDIO
	PC22	IO	pullup-pe	PC22: GPIO group C bit 22	
96	CS3_	O	2mA,	CS3_: Static memory chip select 3	VDDIO
	PC23	IO	pullup-pe	PC23: GPIO group C bit 23	
97	CS4_	O	2mA,	CS4_: Static memory chip select 4	VDDIO
	PC24	IO	pullup-pe	PC24: GPIO group C bit 24	
98	A15_3	O		A15_3: Static memory address bus bit 15 or bit 3	VDDIO
	CL	O	2mA,	CL: NAND flash command latch	
	PB15	IO	pullup-pe	PB15: GPIO group B bit 15	
99	A16_4	O		A16_4: Static memory address bus bit 16 or bit 4	VDDIO
	AL	O	2mA,	AL: NAND flash address latch	
	PC16	IO	pullup-pe	PC16: GPIO group C bit 16	
100			2mA,	PC27: GPIO group C bit 27. If NAND flash is used, it should connect to NAND	VDDIO
	PC27 (FRB)	IO	pullup-pe	FRB (NAND flash ready/busy)	
101	FRE_	O	2mA,	FRE_: NAND flash read enable	VDDIO
	PC28	IO	pullup-pe	PC28: GPIO group C bit 28	
102	FWE_	O	2mA,	FWE_: NAND flash write enable	VDDIO
	PC29	IO	pullup-pe	PC29: GPIO group C bit 29	
103	WR_	O	2mA,	WR_: Static memory write strobe	VDDIO
	PC26	IO	pullup-pe	PC26: GPIO group C bit 26	
104	RD_	O	2mA,	RD_: Static memory read strobe	VDDIO
	PC25	IO	pullup-pe	PC25: GPIO group C bit 25	
105	SA2	O		SA2: Static memory address bus bit 2	VDDIO
	A19	O	2mA,	A19: Static memory address bus bit 19	
	PC19	IO	pullup-pe	PC19: GPIO group C bit 19, sometimes output only <sub>3</sub>	
106	SA1	O		SA1: Static memory address bus bit 1	VDDIO
	A18	O	2mA,	A18: Static memory address bus bit 18	
	PC18	IO	pullup-pe	PC18: GPIO group C bit 18, sometimes output only <sub>3</sub>	
107	SA0	O		SA0: Static memory address bus bit 0	VDDIO
	A17	O	2mA,	A17: Static memory address bus bit 17	
	PC17	O	pullup-pe	PC17: GPIO group C bit 17	
108	SD7	IO	4mA,	SD7: Static memory data bus bit 7	VDDIO
	PC7	IO	pullup-pe	PC7: GPIO group C bit 7	

109	SD6 PC6	IO IO	4mA, pullup-pe	SD6: Static memory data bus bit 6 PC6: GPIO group C bit 6	VDDIO
110	SD5 A25 PC5	IO O IO	4mA, pullup-pe	SD5: Static memory data bus bit 5 A25: Static memory address bus bit 5 PC5: GPIO group C bit 5	VDDIO
111	SD4 A24 PC4	IO O IO	4mA, pullup-pe	SD4: Static memory data bus bit 4 A24: Static memory address bus bit 4 PC4: GPIO group C bit 4	VDDIO
112	SD3 A23 PC3	IO O IO	4mA, pullup-pe	SD3: Static memory data bus bit 3 A23: Static memory address bus bit 3 PC3: GPIO group C bit 3	VDDIO
113	SD2 A22 PC2	IO O IO	4mA, pullup-pe	SD2: Static memory data bus bit 2 A22: Static memory address bus bit 2 PC2: GPIO group C bit 2	VDDIO
114	SD1 A21 PC1	IO O IO	4mA, pullup-pe	SD1: Static memory data bus bit 1 A21: Static memory address bus bit 1 PC1: GPIO group C bit 1	VDDIO
115	SD0 A20 PC0	IO O IO	4mA, pullup-pe	SD0: Static memory data bus bit 0 A20: Static memory address bus bit 0 PC0: GPIO group C bit 0	VDDIO
116	SDRAM_VDD	P		power, 3.3V	-
117	SDRAM_VDD	P		power, 3.3V	-
118	SDRAM_GND	P		power, ground	-
119	SDRAM_GND	P		power, ground	-
120	SDWE_ & BUFD_ PB19	O IO	12mA, pullup-pe	SDWE_: SDRAM write enable BUFD_: Select CPU to SRAM chip direction in data bi-direction buffer PB19: GPIO group B bit 19	VDDIOL
121	A14 PB14	O IO	12mA, pullup-pe	A14: SDRAM/Static memory address bus bit 14 PB14: GPIO group B bit 14	VDDIOL
122	A13 PB13	O IO	12mA, pullup-pe	A13: SDRAM/Static memory address bus bit 13 PB13: GPIO group B bit 13	VDDIOL
123	A12 PB12	O IO	12mA, pullup-pe	A12: SDRAM/Static memory address bus bit 12 PB12: GPIO group B bit 12	VDDIOL
124	A11 PB11	O IO	12mA, pullup-pe	A11: SDRAM/Static memory address bus bit 11 PB11: GPIO group B bit 11	VDDIOL
125	A10 PB10	O IO	12mA, pullup-pe	A10: SDRAM/Static memory address bus bit 10 PB10: GPIO group B bit 10	VDDIOL
126	A9 PB9	O IO	12mA, pullup-pe	A9: SDRAM/Static memory address bus bit 9 PB9: GPIO group B bit 9	VDDIOL
127	A8 PB8	O IO	12mA, pullup-pe	A8: SDRAM/Static memory address bus bit 8 PB8: GPIO group B bit 8	VDDIOL
128	A7 PB7	O IO	12mA, pullup-pe	A7: SDRAM/Static memory address bus bit 7 PB7: GPIO group B bit 7	VDDIOL
129	A6	O	12mA,	A6: SDRAM/Static memory address bus bit 6	VDDIOL

	PB6	IO	pullup-pe	PB6: GPIO group B bit 6	
130	A5	O	12mA,	A5: SDRAM/Static memory address bus bit 5	VDDIOL
	PB5	IO	pullup-pe	PB5: GPIO group B bit 5	
131	A4	O	12mA,	A4: SDRAM/Static memory address bus bit 4	VDDIOL
	PB4	IO	pullup-pe	PB4: GPIO group B bit 4	
132	A3	O	12mA,	A3: SDRAM/Static memory address bus bit 3	VDDIOL
	PB3	IO	pullup-pe	PB3: GPIO group B bit 3	
133	A2	O	12mA,	A2: SDRAM/Static memory address bus bit 2	VDDIOL
	PB2	IO	pullup-pe	PB2: GPIO group B bit 2	
134	A1	O	12mA,	A1: SDRAM/Static memory address bus bit 1	VDDIOL
	PB1	IO	pullup-pe	PB1: GPIO group B bit 1	
135	A0	O	12mA,	A0: SDRAM/Static memory address bus bit 0	VDDIOL
	PB0	IO	pullup-pe	PB0: GPIO group B bit 0	
136	D8	IO	8mA,	D8: SDRAM data bus bit 8, static memory data bus bit 8	VDDIOL
	PA8	IO	pullup-pe	PA8: GPIO group A bit 8	
137	D9	IO	8mA,	D9: SDRAM data bus bit 9, static memory data bus bit 9	VDDIOL
	PA9	IO	pullup-pe	PA9: GPIO group A bit 9	
138	D10	IO	8mA,	D10: SDRAM data bus bit 10, static memory data bus bit 10	VDDIOL
	PA10	IO	pullup-pe	PA10: GPIO group A bit 10	
139	D11	IO	8mA,	D11: SDRAM data bus bit 11, static memory data bus bit 11	VDDIOL
	PA11	IO	pullup-pe	PA11: GPIO group A bit 11	
140	D12	IO	8mA,	D12: SDRAM data bus bit 12, static memory data bus bit 12	VDDIOL
	PA12	IO	pullup-pe	PA12: GPIO group A bit 12	
141	D13	IO	8mA,	D13: SDRAM data bus bit 13, static memory data bus bit 13	VDDIOL
	PA13	IO	pullup-pe	PA13: GPIO group A bit 13	
142	D14	IO	8mA,	D14: SDRAM data bus bit 14, static memory data bus bit 14	VDDIOL
	PA14	IO	pullup-pe	PA14: GPIO group A bit 14	
143	D15	IO	8mA,	D15: SDRAM data bus bit 15, static memory data bus bit 15	VDDIOL
	PA15	IO	pullup-pe	PA15: GPIO group A bit 15	
144	D0	IO	12mA,	D0: SDRAM data bus bit 0, static memory data bus bit 0	VDDIOL
	PA0	IO	pullup-pe	PA0: GPIO group A bit 0	
145	D1	IO	12mA,	D1: SDRAM data bus bit 1, static memory data bus bit 1	VDDIOL
	PA1	IO	pullup-pe	PA1: GPIO group A bit 1	
146	D2	IO	12mA,	D2: SDRAM data bus bit 2, static memory data bus bit 2	VDDIOL
	PA2	IO	pullup-pe	PA2: GPIO group A bit 2	
147	D3	IO	12mA,	D3: SDRAM data bus bit 3, static memory data bus bit 3	VDDIOL
	PA3	IO	pullup-pe	PA3: GPIO group A bit 3	
148	D4	IO	12mA,	D4: SDRAM data bus bit 4, static memory data bus bit 4	VDDIOL
	PA4	IO	pullup-pe	PA4: GPIO group A bit 4	
149	D5	IO	12mA,	D5: SDRAM data bus bit 5, static memory data bus bit 5	VDDIOL
	PA5	IO	pullup-pe	PA5: GPIO group A bit 5	
150	D6	IO	12mA,	D6: SDRAM data bus bit 6, static memory data bus bit 6	VDDIOL
	PA6	IO	pullup-pe	PA6: GPIO group A bit 6	
151	D7	IO	12mA,	D7: SDRAM data bus bit 7, static memory data bus bit 7	VDDIOL
	PA7	IO	pullup-pe	PA7: GPIO group A bit 7	

152	MSC1_D3 PF13	IO IO	4mA, pullup-pe	MSC1_D3: MSC (MMC/SD) 1 data bit 3 PF13: GPIO group F bit 13	VDDIO
153	MSC1_D2 PF12	IO IO	4mA, pullup-pe	MSC1_D2: MSC (MMC/SD) 1 data bit 2 PF12: GPIO group F bit 12	VDDIO
154	MSC1_D1 PF11	IO IO	4mA, pullup-pe	MSC1_D1: MSC (MMC/SD) 1 data bit 1 PF11: GPIO group F bit 11	VDDIO
155	MSC1_D0 PF10	IO IO	4mA, pullup-pe	MSC1_D0: MSC (MMC/SD) 1 data bit 0 PF10: GPIO group F bit 10	VDDIO
156	MSC1_CMD PF15	IO IO	4mA, pullup-pe	MSC1_CMD: MSC (MMC/SD) 1 command PF15: GPIO group F bit 15	VDDIO
157	MSC1_CLK PF14	O IO	4mA, pullup-pe	MSC1_CLK: MSC (MMC/SD) 1 clock output PF14: GPIO group F bit 14	VDDIO
158	SSI1_DT PD27	O IO	4mA, pullup-pe	SSI1_DT: SSI 1 data output PD27: GPIO group D bit 27	VDDIO
159	SSI1_DR PD28	I IO	4mA, pullup-pe	SSI1_DR: SSI 1 data input PD28: GPIO group D bit 28	VDDIO
160	SSI1_CE1_ PD30	O IO	4mA, pullup-pe	SSI1_CE1_: SSI 1 chip enable 1 PD30: GPIO group D bit 30	VDDIO
161	SSI1_CE0_ PD29	O IO	4mA, pullup-pe	SSI1_CE0_: SSI 1 chip enable 0 PD29: GPIO group D bit 29	VDDIO
162	SSI1_CLK PD26	O IO	4mA, pullup-pe	SSI1_CLK: SSI 1 clock output PD26: GPIO group D bit 26	VDDIO
163	UART3_CTS_ LCD_D_R0 PF18	I O IO	4mA, pullup-pe	UART3_CTS_: UART 3 CTS_ input LCD_D_R0: Red data bit 0, used in 24-bit data bus PF18: GPIO group F bit 18	VDDIO
164	UART3_RTS_ LCD_D_B0 PF19	O O IO	4mA, pullup-pe	UART3_RTS_: UART 3 RTS_ output LCD_D_B0: Blue data bit 0, used in 24-bit data bus PF19: GPIO group F bit 19	VDDIO
165	UART3_TxD PF17	O IO	2mA, pullup-pe	UART3_TxD: UART 3 transmitting data PF17: GPIO group F bit 17	VDDIO
166	UART3_RxD PF16	I IO	2mA, pullup-pe	UART3_RxD: UART 3 Receiving data PF16: GPIO group F bit 16	VDDIO
167	LCD_SPL LCD_D_G0 PD23	O O IO	4mA, pullup-pe	LCD_SPL: LCD SPL output LCD_D_G0: Green data bit 0, used in 24-bit data bus PD23: GPIO group D bit 23	VDDIO
168	LCD_CLS LCD_D_R1 PD22	O O IO	4mA, pullup-pe	LCD_CLS: LCD CLS output LCD_D_R1: Red data bit 1, used in 24-bit data bus PD22: GPIO group D bit 22	VDDIO
169	LCD_PS LCD_D_G1 PD24	O O IO	4mA, pullup-pe	LCD_PS: LCD PS output for special TFT LCD_D_G1: Green data bit 1, used in 24-bit data bus PD24: GPIO group D bit 24	VDDIO
170	LCD_REV LCD_D_B1 PD25	O O IO	4mA, pullup-pe	LCD_REV: LCD REV output for special TFT LCD_D_B1: Blue data bit 1, used in 24-bit data bus PD25: GPIO group D bit 25	VDDIO
171	LCD_DE	O	4mA,	LCD_DE: STN AC bias drive/non-STN data enable	VDDIO

	PD21	IO	pullup-pe	PD21: GPIO group D bit 21	
172	LCD_VSYN PD20	IO IO	4mA, pullup-pe	LCD_VSYN: LCD frame clock/vertical sync PD20: GPIO group D bit 20	VDDIO
173	LCD_HSYN PD19	IO IO	4mA, pullup-pe	LCD_HSYN: LCD line clock/horizontal sync PD19: GPIO group D bit 19	VDDIO
174	LCD_PCLK PD18	IO IO	8mA, pullup-pe	LCD_PCLK: LCD pixel clock PD18: GPIO group D bit 18	VDDIO
175	LCD_D17 PD17	O IO	4mA, pullup-pe	LCD_D17: LCD data bus bit 17 PD17: GPIO group D bit 17	VDDIO
176	LCD_D16 PD16	O IO	4mA, pullup-pe	LCD_D16: LCD data bus bit 16 PD16: GPIO group D bit 16	VDDIO
177	LCD_D15 PD15	O IO	4mA, pullup-pe	LCD_D15: LCD data bus bit 15 PD15: GPIO group D bit 15	VDDIO
178	LCD_D14 PD14	O IO	4mA, pullup-pe	LCD_D14: LCD data bus bit 14 PD14: GPIO group D bit 14	VDDIO
179	LCD_D13 PD13	O IO	4mA, pullup-pe	LCD_D13: LCD data bus bit 13 PD13: GPIO group D bit 13	VDDIO
180	LCD_D12 PD12	O IO	4mA, pullup-pe	LCD_D12: LCD data bus bit 12 PD12: GPIO group D bit 12	VDDIO
181	LCD_D11 PD11	O IO	4mA, pullup-pe	LCD_D11: LCD data bus bit 11 PD11: GPIO group D bit 11	VDDIO
182	LCD_D10 PD10	O IO	4mA, pullup-pe	LCD_D10: LCD data bus bit 10 PD10: GPIO group D bit 10	VDDIO
183	LCD_D9 PD9	O IO	4mA, pullup-pe	LCD_D9: LCD data bus bit 9 PD9: GPIO group D bit 9	VDDIO
184	LCD_D8 PD8	O IO	4mA, pullup-pe	LCD_D8: LCD data bus bit 8 PD8: GPIO group D bit 8	VDDIO
185	LCD_D7 PD7	O IO	4mA, pullup-pe	LCD_D7: LCD data bus bit 7 PD7: GPIO group D bit 7	VDDIO
186	LCD_D6 PD6	O IO	4mA, pullup-pe	LCD_D6: LCD data bus bit 6 PD6: GPIO group D bit 6	VDDIO
187	LCD_D5 PD5	O IO	4mA, pullup-pe	LCD_D5: LCD data bus bit 5 PD5: GPIO group D bit 5	VDDIO
188	LCD_D4 PD4	O IO	4mA, pullup-pe	LCD_D4: LCD data bus bit 4 PD4: GPIO group D bit 4	VDDIO
189	LCD_D3 PD3	O IO	4mA, pullup-pe	LCD_D3: LCD data bus bit 3 PD3: GPIO group D bit 3	VDDIO
190	LCD_D2 PD2	O IO	4mA, pullup-pe	LCD_D2: LCD data bus bit 2 PD2: GPIO group D bit 2	VDDIO
191	LCD_D1 PD1	O IO	4mA, pullup-pe	LCD_D1: LCD data bus bit 1 PD1: GPIO group D bit 1	VDDIO
192	LCD_D0 PD0	O IO	4mA, pullup-pe	LCD_D0: LCD data bus bit 0 PD0: GPIO group D bit 0	VDDIO
193	I2C_SCK	IO	4mA,	I2C_SCK: I2C serial clock	VDDIO

	PE13	IO	pullup-pe	PE13: GPIO group E bit 13	
194	I2C_SDA PE12	IO IO	4mA, pullup-pe	I2C_SDA: I2C serial data PE12: GPIO group E bit 12	VDDIO
195	VDDDAC	P		AVDDA: Power supply for LUMA and CHROMA output, 3.3 V (IO1:AVD33R, IO2:AVD33G, IO3:AVDD, VDWELL)	-
196	GND	P		AVSDA: Ground for LUMA and CHROMA output (IO1/IO2: AVS33R, AVS33G, AVSS, VSSUB)	-
197	CHROMA	AO		CHROMA: DAC analog output Chrominance of S-Video	VDDDAC
198	LUMA	AO		LUMA: DAC analog output for CVBS or luminance of S-Video	VDDDAC
199	BOOT_SEL0 PC30	I O	2mA, Schmitt	BOOT_SEL0: Boot select bit 0 PC30: GPIO group C bit 30, reset to BOOT_SEL0	VDDIO
200	BOOT_SEL1 PC31	I IO	2mA, Schmitt	BOOT_SEL1: Boot select bit 1 PC31: GPIO group C bit 31, reset to BOOT_SEL1, reset to BOOT_SEL1	VDDIO
201	UART1_TxD PE17	O IO	2mA, pullup-pe	UART1_TxD: UART 1 transmitting data PE17: GPIO group E bit 17	VDDIO
202	UART1_RxD PE16	I IO	2mA, pullup-pe	UART1_RxD: UART 1 Receiving data PE16: GPIO group E bit 16	VDDIO

Notes:

[1]. The meaning of phases in IO cell characteristics are

- a) 2/4/8/12mA out: The IO cell's output driving strength is about 2/4/8/12mA
- b) Pull-up: The IO cell contains a pull-up resistor
- c) Pull-down: The IO cell contains a pull-down resistor
- d) Pullup-pe: The IO cell contains a pull-up resistor and the pull-up resistor can be enabled or disabled by setting corresponding register.
- e) Schmitt: The IO cell is Schmitt trig input

[2]. For any GPIO shared pin except WAIT\_/PC27 and CKO/PB24, the reset state is GPIO input with internal pull-up. The WAIT\_/PC27 and CKO/PB24 are initialed to WAIT\_ and CKO functions with internal pull-up.

[3]. PC18/PC19 are sometimes used to decide the EXCLK frequency for USB boot. In this case they should be used as output only GPIO. Resistors may need to pull up/down these pins to tell

which EXCLK is. Please reference to 3.6.3 for the details.

有关 GPIO 更多的内容请参看官方 Jz4750\_ds.pdf。

说明人：龙寿华

日期：2010-2-3